



Cathedral Peak II Block Diagram

Project code: 91.4K801.001
 PCB P/N : 48.4K801.0SC
 REVISION : 08219-SC



SYSTEM DC/DC TPS51125 35	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5
SYSTEM DC/DC TPS51124 37	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3
RT9026 36	
1D8V_S3	DDR_VREF_S0 DDR_VREF_S3
RT9018A 36	
1D8V_S3	1D5V_S0
CFXCORE DC/DC ISL6263 38	
INPUTS	OUTPUTS
DCBATOUT	VGFCORE 0.7-1.25V
CPU DC/DC ISL6266A 34	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0.35-1.5V
CHARGER BQ24745 39	
INPUTS	OUTPUTS
DCBATOUT	BT+ DCBATOUT

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin-Tsa Wu Rd., Keelung, Taipei Hsien 221, Taiwan, R.O.C.

BLOCK DIAGRAM

File: _____
 Size: K3 Document Number: _____ Rev: _____
 Date: Wednesday, July 16, 2008 Sheet 1 of 43
Cathedral Peak II SC

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1. Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC_PC2(Config Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIe Config bit0. Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC_PC2(Config Registers: offset 224h)
GNT2#/GPI053	PCIe Config bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC_PC2(Config Registers: offset 0224h)
GPI020	Reserved	This signal should not be pulled high.
GNT1#/GPI051	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPI055	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FW BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#/ GPI058	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: offset 3410h: bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the WCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPI049	DMI Termination Voltage Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MCH_LB(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO_REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPI033/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRS1PVR/GPI016	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPI033	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for LAN DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPI0[55,53,51]	PULL-UP 20K
GPI0[20]	PULL-DOWN 20K
GPI0[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPI023	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPI058/CLGPI06	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 100 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4 (Default)
CFG6	ITPM Host Interface	0 = The ITPM Host Interface is enabled (Note 2) 1 = The ITPM Host Interface is disabled (default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes 15->9, 14->1 act... 1 = Normal operation (Default); Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default); Lane Numbered in Order 1 = Reverse Lanes x4 mode [MCH -> ICH]: (3->0, 2->1, 1->2 and 0->3) DMI x2 mode [MCH -> ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital Display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIe disabled


NOTE:
1. All strap signals are sampled with respect to the leading edge of the (MCH) Power OK (PWROK) signal.
2. ITPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling ITPM via CFG6.
Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

PCIE Routing

LANE	LAN
LANE1	LAN MARVELL 88E8071
LANE2	MiniCard WLAN
LANE3	NC
LANE4	NC
LANE5	NewCard
LANE6	NC


USB Table

Pair	Device
0	USB1
1	NC
2	USB2
3	NC
4	USB3
5	Bluetooth
6	NC
7	MINIC1
8	WEBCAM
9	NBWI
10	Card Reader
11	NC



Wistron Corporation
2/F, 88, Sec. 1, Hsin-Tai Wu Rd., Hsinchu, Taipei Hsin 321, Taiwan, R.O.C.

Reference
Cathedral Peak II
Date: Wednesday, July 16, 2008 Sheet 2 of 43



ICS9LPRS365BKLF setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 9 0 = PCI0 enabled (default) 1 = CH# A enabled. Byte 5, bit 6 controls whether CH# A controls SRCC0 or SRCC1 pair Byte 5, bit 6 0 = CH# A controls SRCC0 pair (default), 1 = CH# A controls SRCC1 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CH# B enabled. Byte 5, bit 6 controls whether CH# B controls SRCC1 or SRCC4 pair Byte 5, bit 6 0 = CH# B controls SRCC1 pair (default) 1 = CH# B controls SRCC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3	3.3V PCl clock output
PCI4/27M_SEL	0 = Pin24 as SRC-1, Pin25 as SRC-1B, Pin26 as D0F96, Pin27 as D0F96 1 = Pin24 as 27MHz, Pin25 as 27MHz_SS, Pin26 as SRC-0, Pin27 as SRC-0W
PCI_F5/ITP_EN	0 = SRCT3/SRCT4 1 = ITP/ITP
SRCT3/CR#_C	Byte 5, bit 3 0 = SRCC3 enabled (default) Byte 5, bit 2 0 = CH# C controls SRCC0 pair (default), 1 = CH# C controls SRCC1 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRCC3 enabled (default) Byte 5, bit 0 0 = CH# D controls SRCC1 pair (default) 1 = CH# D controls SRCC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRCC7 enabled (default) 1 = CH# E controls SRCC5
SRCT7/CR#_F	Byte 6, bit 6 0 = SRCT7 enabled (default) 1 = CH# F controls SRCC5
SRCC11/CR#_G	Byte 6, bit 5 0 = SRCC11 enabled (default) 1 = CH# G controls SRCC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRCT11 enabled (default) 1 = CH# H controls SRCC10

2nd:
71-00875_C03
RTM875N-606-LFT QFN 64P

SEL2 FSC	SEL1 FSB	SEL0 FSA	CPU	FSB
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1066M



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan 300, R.O.C.

Clock Generator

Cathedral Peak II

Rev SC

Date: Wednesday, July 16, 2008 Sheet 3 of 43



4 H_DP63.0 <<< H_DP63.01


H_DP0	F2	H_DP_0
H_DP1	G8	H_DP_1
H_DP2	FB	H_DP_2
H_DP3	EC	H_DP_3
H_DP4	G2	H_DP_4
H_DP5	HE	H_DP_5
H_DP6	H2	H_DP_6
H_DP7	FE	H_DP_7
H_DP8	D4	H_DP_8
H_DP9	H3	H_DP_9
H_DP10	ME	H_DP_10
H_DP11	M1	H_DP_11
H_DP12	J1	H_DP_12
H_DP13	J2	H_DP_13
H_DP14	N12	H_DP_14
H_DP15	KE	H_DP_15
H_DP16	P2	H_DP_16
H_DP17	L2	H_DP_17
H_DP18	B2	H_DP_18
H_DP19	NG	H_DP_19
H_DP20	MS	H_DP_20
H_DP21	JS	H_DP_21
H_DP22	N2	H_DP_22
H_DP23	NE	H_DP_23
H_DP24	R1	H_DP_24
H_DP25	NS	H_DP_25
H_DP26	NE	H_DP_26
H_DP27	P13	H_DP_27
H_DP28	NS	H_DP_28
H_DP29	L7	H_DP_29
H_DP30	N10	H_DP_30
H_DP31	M3	H_DP_31
H_DP32	V3	H_DP_32
H_DP33	AD14	H_DP_33
H_DP34	Y8	H_DP_34
H_DP35	Y10	H_DP_35
H_DP36	Y12	H_DP_36
H_DP37	Y14	H_DP_37
H_DP38	Y7	H_DP_38
H_DP39	W4	H_DP_39
H_DP40	AA8	H_DP_40
H_DP41	Y9	H_DP_41
H_DP42	AA13	H_DP_42
H_DP43	AA8	H_DP_43
H_DP44	AA11	H_DP_44
H_DP45	AD11	H_DP_45
H_DP46	AD10	H_DP_46
H_DP47	AD13	H_DP_47
H_DP48	AE12	H_DP_48
H_DP49	AE9	H_DP_49
H_DP50	AA2	H_DP_50
H_DP51	AD8	H_DP_51
H_DP52	AA3	H_DP_52
H_DP53	AD3	H_DP_53
H_DP54	AD7	H_DP_54
H_DP55	AE14	H_DP_55
H_DP56	AE3	H_DP_56
H_DP57	AC1	H_DP_57
H_DP58	AE3	H_DP_58
H_DP59	AC3	H_DP_59
H_DP60	AE11	H_DP_60
H_DP61	AE8	H_DP_61
H_DP62	AG2	H_DP_62
H_DP63	AD6	H_DP_63

1 OF 10

H_A#_3	A14	H_A#3
H_A#_4	C15	H_A#4
H_A#_5	F16	H_A#5
H_A#_6	J13	H_A#6
H_A#_7	C16	H_A#7
H_A#_8	M16	H_A#8
H_A#_9	C13	H_A#9
H_A#_10	F16	H_A#10
H_A#_11	R16	H_A#11
H_A#_12	M13	H_A#12
H_A#_13	AE17	H_A#13
H_A#_14	F17	H_A#14
H_A#_15	F17	H_A#15
H_A#_16	E20	H_A#16
H_A#_17	R19	H_A#17
H_A#_18	H16	H_A#18
H_A#_19	E20	H_A#19
H_A#_20	H16	H_A#20
H_A#_21	L17	H_A#21
H_A#_22	L17	H_A#22
H_A#_23	A17	H_A#23
H_A#_24	B17	H_A#24
H_A#_25	C21	H_A#25
H_A#_26	L16	H_A#26
H_A#_27	C21	H_A#27
H_A#_28	J17	H_A#28
H_A#_29	B20	H_A#29
H_A#_30	B18	H_A#30
H_A#_31	E20	H_A#31
H_A#_32	E20	H_A#32
H_A#_33	F21	H_A#33
H_A#_34	C21	H_A#34
H_A#_35	L20	H_A#35

H_HOST

H_ADS#	J12	H_ADS# 4
H_ADSTB#_0	B16	H_ADSTB#0 4
H_ADSTB#_1	C17	H_ADSTB#1 4
H_BNR#	C9	H_BNR# 4
H_BPR#	C11	H_BPR# 4
H_BREQ#	C12	H_BREQ# 4
H_DEFER#	C6	H_DEFER# 4
H_DSSV#	B10	H_DSSV# 4
HPLL_CLK#	AH7	CLK_MCH_BCLK# 3
HPLL_CLK#	AH6	CLK_MCH_BCLK# 3
H_DPWR#	J11	H_DPWR# 4
H_DRDY#	C9	H_DRDY# 4
H_HTR#	C48	H_HTR# 4
H_HTTM#	C12	H_HTTM# 4
H_LOCK#	C11	H_LOCK# 4
H_TRDY#	C9	H_TRDY# 4




CANTIGA-GM-GP-U-NF
71.CNTIG.00U

H_DINV#_0	J8	H_DINV#0
H_DINV#_1	Y13	H_DINV#1
H_DINV#_2	Y1	H_DINV#2
H_DINV#_3	Y1	H_DINV#3
H_DSTBN#_0	L10	H_DSTBN#0
H_DSTBN#_1	J17	H_DSTBN#1
H_DSTBN#_2	AA5	H_DSTBN#2
H_DSTBN#_3	AE8	H_DSTBN#3
H_DSTBP#_0	L9	H_DSTBP#0
H_DSTBP#_1	AA8	H_DSTBP#1
H_DSTBP#_2	AA6	H_DSTBP#2
H_DSTBP#_3	AE5	H_DSTBP#3
H_REQ#_0	B15	H_REQ#0
H_REQ#_1	F13	H_REQ#1
H_REQ#_2	F13	H_REQ#2
H_REQ#_3	B14	H_REQ#3
H_RS#_0	B6	H_RS#0
H_RS#_1	F12	H_RS#1
H_RS#_2	C2	H_RS#2

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: Cantiga (1 of 6)
Cathedral Peak II


Date: Wednesday, July 16, 2008 Sheet 6 of 43



Pin Name	Strap Description	Configuration
CFG20	Digital DisplayPort (SDVO/DP/HDMI) Concurrent with PCIe	Low = Only digital DisplayPort (SDVO/DP/HDMI) or PCIe is operational (default) High = Digital DisplayPort (SDVO/DP/HDMI) and PCIe are operating simultaneously via the PEG port


Wistron Corporation
 1000, Sec. 1, Hsin 1st Rd., Hsinchu, Taiwan 301, Taiwan, R.O.C.
 Cathedral Peak II
 Document Number: 71C107G80U
 Rev: 1.0

Copyright © 2008 Wistron Corporation. All rights reserved.
 No part of this document may be reproduced without written permission from Wistron Corporation.




71.CNTIG.000

71.CNTIG.000


Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsein 221, Taiwan, R.O.C.

File: **Cantiga (3 of 6)**
 Size: Document Number
 Date: Wednesday, July 16, 2008 Sheet 8 of 43 Rev SC






Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 321, Taiwan, R.O.C.


Cantiga (5 of 6)

Cathedral Peak II


File	Document Number	Rev
		SC
Date: Wednesday, July 16, 2008	Sheet 10 of 43	



REVERSE TYPE




LCD/INVERTER/CCD CONN



Inverter Pin	
Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND

Cover Up Switch



74.00268.A7B
74.00268.C7B

Wistron Corporation
21F, 88, Sec.1, Hsin Ya Wu Rd., Hsichu, Taipei Hsien 221, Taiwan, R.O.C.


LCD CONN

Size: _____ Document Number: _____ Rev: **SC**

Date: **Wednesday, July 16, 2008** Sheet: **14** of **53**


Layout Note:
Place these resistors
close to the CRT-out
connector

Ferrite bead impedance: 10 ohm@100MHz




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


Hsync & Vsync level shift



CRT I/F & CONNECTOR




DDC_CLK & DATA level shift




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan 300, R.O.C.


File	CRT Connector		Rev
Size	Document Number	Cathedral Peak II	SC
Date	Wednesday, July 16, 2008	Sheet 15 of 43	




Power Button



SB



E Power Button






WLAN_LED#	DY	1	SC220P50V2JN-3GP
BT_LED#	DY	1	SC220P50V2JN-3GP
Volume_Up#	DY	1	SC220P50V2JN-3GP
BT_BTN#	DY	1	SC220P50V2JN-3GP
Volume_Down#	DY	1	SC220P50V2JN-3GP
WIRELESS_BTN#	DY	1	SC220P50V2JN-3GP
MEDIA_LED#	DY	1	SC220P50V2JN-3GP
CAP_LED#	DY	1	SC220P50V2JN-3GP
NUM_LED#	DY	1	SC220P50V2JN-3GP
INT_MIC	DY	1	SC220P50V2JN-3GP

3D3V_S0	1	AFTE14P-GP	TP58
BT_LED#	1	AFTE14P-GP	TP180
WLAN_LED#	1	AFTE14P-GP	TP180
BT_LED#	1	AFTE14P-GP	TP181
Volume_Up#	1	AFTE14P-GP	TP182
BT_BTN#	1	AFTE14P-GP	TP183
WIRELESS_BTN#	1	AFTE14P-GP	TP184
Volume_Down#	1	AFTE14P-GP	TP185
MEDIA_LED#	1	AFTE14P-GP	TP53
CAP_LED#	1	AFTE14P-GP	TP54
NUM_LED#	1	AFTE14P-GP	TP55
INT_MIC	1	AFTE14P-GP	TP178


Wistron Corporation
 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichh, Taipei Hsein 221, Taiwan, R.O.C.

POWER / LAUNCH/LED BOARD
Cathedral Peak II

Date: Wednesday, July 16, 2008 Sheet 16 of 43




Integrated VccSua1_05,VccSua1_5,VccCL1_5	INTVRMEN	High=Enable Low=Disable
Integrated VccLan1_05VccCL1_05	LAN100_SLP	High=Enable Low=Disable



Wistron Corporation
 21F, 88, Sec.1, Hsin Yu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.
 Email: mailto:mailto@wistron.com

ICH9-M (1 of 4)
Cathedral Peak

Title		
Size	Document Number	Rev
Date	Wednesday, July 16, 2008	17 of 33



(GPIO6, GPIO22)

ICS
Realtek (0, 1)
Realtek (1, 1)
Realtek (1, 0)

GPIO19 should be pulled down to GND only when using Teensh. When using Cantiga, this ball should be left as No Connect.

No Reboot Strap

SPKR LOW = Default
High = No Reboot

Pair	Device
0	USB1
1	NC
2	USB2
3	NC
4	USB3
5	Bluetooth
6	NC
7	MINIC1
8	WEBCAM
9	NEW1
10	CardReader
11	NC

BOOT BIOS Strap		BOOT BIOS Location	
PCI_GNT#0	SPI_CS#1	0	SPT
1	1	1	PCI
A16 swap override strap			
PCI_GNT#3	low = A16 swap override enable	high = default	

GNT0 and SPI_CS#1 have a weak internal pull up

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 301, Taiwan, R.O.C.

ICH9-M (2 of 4)
Cathedral Peak II


Doc: Wednesday, July 15, 2008
Sheet 18 of 43

5 OF 6

U18E		S OF 6	
AA26	VSS	H5	TP33
AA27	VSS	J23	TP36
AA3	VSS	J26	TP46
AA6	VSS	J27	TP43
AB1	VSS	K22	TP38
AA24	VSS	K23	TP46
AB28	VSS	L13	TP96
AB29	VSS	L15	TP101
AB4	VSS	L16	TP100
AB5	VSS	L2	TP97
AC17	VSS	L26	TP102
AC28	VSS	L27	TP100
AC27	VSS	L4	TP96
AD3	VSS	L7	TP97
AD10	VSS	M12	TP97
AD12	VSS	M13	TP97
AD13	VSS	M14	TP96
AD14	VSS	M15	TP96
AD17	VSS	M16	TP96
AD18	VSS	M17	TP96
AD21	VSS	M23	TP96
AD28	VSS	M28	TP96
AD29	VSS	M29	TP96
AD4	VSS	N11	TP96
AD6	VSS	N12	TP96
AD7	VSS	N13	TP96
AD9	VSS	N14	TP96
AE12	VSS	N15	TP96
AE13	VSS	N16	TP96
AE14	VSS	N17	TP96
AE16	VSS	N18	TP96
AE17	VSS	N26	TP96
AE2	VSS	N27	TP96
AE20	VSS	P14	TP96
AE24	VSS	P15	TP96
AE3	VSS	P16	TP96
AE4	VSS	P17	TP96
AE6	VSS	P2	TP96
AE9	VSS	P23	TP96
AF13	VSS	P26	TP96
AF16	VSS	P4	TP96
AF22	VSS	P7	TP96
AH26	VSS	R11	TP96
AF26	VSS	R12	TP96
AF27	VSS	R13	TP96
AF5	VSS	R14	TP96
AF7	VSS	R15	TP96
AG13	VSS	R16	TP96
AG16	VSS	R17	TP96
AG20	VSS	R18	TP96
AG3	VSS	R28	TP96
AG6	VSS	T12	TP96
AG9	VSS	T13	TP96
AH12	VSS	T14	TP96
AH14	VSS	T15	TP96
AH17	VSS	T16	TP96
AH19	VSS	T23	TP96
AH2	VSS	B26	TP96
AH22	VSS	U13	TP96
AH28	VSS	U14	TP96
AH5	VSS	U15	TP96
AH8	VSS	U16	TP96
AH9	VSS	AD23	TP96
AJ12	VSS	U26	TP96
AJ14	VSS	L127	TP96
AJ17	VSS	U3	TP96
A8	VSS	V13	TP96
B11	VSS	V15	TP96
B14	VSS	V23	TP96
B17	VSS	V26	TP96
B2	VSS	V28	TP96
B23	VSS	V4	TP96
B2	VSS	V5	TP96
B8	VSS	W26	TP96
C26	VSS	W27	TP96
C27	VSS	X3	TP96
E11	VSS	Y1	TP96
E14	VSS	Y26	TP96
E18	VSS	Y29	TP96
E2	VSS	Y4	TP96
E21	VSS	Y5	TP96
E24	VSS	AG28	TP96
E5	VSS	AH6	TP96
E8	VSS	AE2	TP96
F16	VSS	B25	TP96
F28	VSS		
F29	VSS		
G12	VSS		
G14	VSS		
G16	VSS		
G21	VSS		
G24	VSS		
G26	VSS		
G27	VSS		
G8	VSS		
H2	VSS		
H23	VSS		
H28	VSS		
H29	VSS		
H29	VSS		

NCTF_VSS#A1	A1	TP33	TPAD30
NCTF_VSS#A7	A2	TP36	TPAD30
NCTF_VSS#B1	B1	TP46	TPAD30
NCTF_VSS#A29	S28	TP43	TPAD30
NCTF_VSS#A26	A28	TP38	TPAD30
NCTF_VSS#B29	B23	TP46	TPAD30
NCTF_VSS#A1	A11	TP96	TPAD30
NCTF_VSS#A12	A12	TP101	TPAD30
NCTF_VSS#A11	A11	TP96	TPAD30
NCTF_VSS#A29	A29	TP100	TPAD30
NCTF_VSS#A29	A29	TP102	TPAD30
NCTF_VSS#A29	A29	TP97	TPAD30
NCTF_VSS#A29	A29	TP97	TPAD30


IC9M-CP NF
71.ICH9M.00U




緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.


File	ICH9-M (4 of 4)		Rev
Size	Document Number	Cathedral Peak II	SC
Date	Wednesday, July 16, 2008	Sheet 20 of 43	



SATA ODD Connector



SATA Connector




 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.	
HDD & CDROM	
Cathedral Peak II	
Date: Wednesday, July 16, 2008	Sheet 22 of 43
Size:	Document Number:
Rev:	SC





BLUETOOTH MODULE

1.5A / High Active Voltage 2V



MDC 1.5 CONN




Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinshu, Taipei Hsien 221, Taiwan, R.O.C.



USB/BLUETOOTH/MDC

Document Number: Cathedral Peak II
Date: Wednesday, July 16, 2008
Page: 21 of 43

hexaint@hotmail.com



5 IN 1 CARD-READER (SD/MMC/MS/MS PRO/XD)




緯創資通 Wistron Corporation
2/F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: **CARDREADER- RTSS158E**

Size: Document Number Rev

Date: Wednesday, July 16, 2008 Sheet 24 of 43





Wistron Corporation
 21F, 88, Sec.1, Hsin-Tai Wu Rd., Keelung, Taiwan, R.O.C.

88E8071
Cathedral Peak II


File	88E8071	Rev	SC
Size	Document Number		
Date: Wednesday, July 16, 2008		Page 25 of 43	

LAN Connector

1. route on bottom as differential pairs.
2. Tx+Tx- are pairs. Rx+Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.




LAN Connector




LAN Link: Green(9), behavior is the same for 10/100/1000 bits
 LAN Data: Yellow(13), when LAN is transferring data.





DOC_TIP, DOC_RING, TIP, RING:
 W/S : 10/100 @ Surface layers
 10/20 @ Inner layers




Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.	
LAN CONN	
File	Rev
Size A3	Document Number
Cathedral Peak II	
Date: Wednesday, July 16, 2008	Sheet 28 of 43




AUDIO OP AMPLIFIER




Internal Speaker



MIC IN




LINE OUT



Analog Int. Mic

remove to LED Board



SPKR_L	1	AFTE14P-GP	TP1
SPKR_L+	1	AFTE14P-GP	TP2
SPKR_R	1	AFTE14P-GP	TP3
SPKR_R+	1	AFTE14P-GP	TP4


LINEOUT_ID#	1	AFTE14P-GP	TP117
SPKR_R_A1	1	AFTE14P-GP	TP114
SPKR_L_A1	1	AFTE14P-GP	TP113
MIC_ID#	1	AFTE14P-GP	TP109
AUD_MICIN_R	1	AFTE14P-GP	TP160
AUD_MICIN_L	1	AFTE14P-GP	TP159

Wistron Corporation
21F, 88, Sec.1, Hsin-Tai Rd., Hsinchu, Taiwan, R.O.C.


AUDIO AMP AND JACK
Cathedral Peak II

Date: Wednesday, July 16, 2008


CPU_CORE
ISL6266A




TPS51124
1D8V/1D05V




TPS51125
5V/3D3V




GFX_CORE
ISL6263A




Adapter




RT9018A
1D5V_S0



RT9026 0D9V_S0



Charger BQ24745




緯創資通 **Wistron Corporation**
21F, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Power Sequence Logic

Cathedral Peak II

Date: Wednesday, July 16, 2008 Sheet 33 of 43

hexaint@hotmail.com



Cyntec 7*7*3
 DCR=30mohm, Irating=6A
 Isat=13.5A

Iomax=5A

3D3V_PWR

51125_VBST2

51125_DRVH2

51125_VFB2

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF

51125_VREF


51125_VREF

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd, Neihu,
 Taipei Hsien 221, Taiwan, R.O.C.


File: **DCDC 5V/3D3V (TP51125)**
 Docu: Document Number
 Size: K3
 Date: Wednesday, Jun 16, 2009
 Sheet: 35 of 43


Rev: **SC**


1D5V_S0
I_{omax}=2.5A



I_{omax}=1A
OCP>2A



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.		
1D5V & 0D9V		
Size A3	Document Number	Rev SC
Cathedral Peak II		
Date: Wednesday, July 16, 2008	Sheet 36	of 53



R26 for Intel GPU/With Load line
R27 for ATI GPU/Without Load line

GFX CORE
Iomax=8.7A
OCP>15A


Id=7A
Qg=8.7-13nC
Rdson=23-30mohm

Id=7.7A
Qg=8.5-13nC
Rdson=16.5-21mohm

Cathedral Peak II


精創資通 Wistron Corporation
21F, 8F, Sec. 1, Hsin-Tsui Rd., Hsinchu
Taipei Hsin 221, Taiwan, R.O.C.

File		
ISL6263A GFX CORE		
Size	Document Number	Rev
	Cathedral Peak II	SC
Date	Wednesday, July 18, 2006	Page 38 of 43




Cathedral Peak II	
 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.	
File	BQ24745 Charger
Size	Document Number
Date	Wednesday, July 16, 2008
Sheet	39 of 43
Rev	SC

Adaptor in to generate DCBATOUT



2nd: 20.F1170.005

BATTERY CONNECTOR





BATA_SDA_1	1	AFTE14P-GP	TP11
BATA_SCL_1	1	AFTE14P-GP	TP10
BAT_IN#_1	1	AFTE14P-GP	TP9
BT+	1	AFTE14P-GP	TP8
BT-	1	AFTE14P-GP	TP7

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD/BATT CONN**

Size	Document Number	Rev
		SC

Date: Wednesday, July 16, 2008 Sheet 40 of 43



Test Point放在Dimm Door打開可量測處

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd, Taichung, Taiwan, R.O.C.
EMC/SPRING/BOSS
Cathedral Peak II
 Date: Wednesday, July 16, 2008 Sheet 41 of 43

SA to SB
 1.No Power.
 change KBC to BO (71.03310.AOG)
 2.XD Card function fail
 Cut CAR01 pin27. connect to R400 pin2
 3.leakage
 GFX power VDD connect to S0
 4.Gain=8db.1.83W R137=16K.R138=30K
 5.int_MIC voice to small
 add VREF CS77=4.7U
 6.Realtek Audio report
 change R327=68 ohm.R333=68 ohm.merge to RN68
 7.SIV reset
 R140=300.R55=100.C44=100p.R398=0.R369=100.C502=100p.R85=300.R162=100.C210=100p.R392=0.
 8.SIV Azalia
 DY C542
 BIFCLK rise and fall time fail RN10 change to R453=22ohm(MDC).R452=0ohm(codec)
 9.add MINICard power option for customer ask
 R454.R455
 10.interfere HDD
 C390.C401.C419. change 0603 4.7U
 11.power team
 R38=12K.R47=2.74K .R361=110K.R221=100K.R237=10.7K .R424=20K.R420=17.8K .R227=10.5K
 R48=10K.R29=2.2 .R37=2.2 .R401=3.3 .C49=0.1u.add R456.add C580.D8=83.R0203.08F .
 TC11 change to 77.C2271.00L
 TCS change to 77.B9071.001 (power ripple)
 add R458=1K.R459=1K.R460
 12.Oscillation
 C30=15p.C23=15p.C537=27p.C538=22p
 13.audio S3.34 resume bobo sound
 R143 DY. R187 0ohm pad
 14.AC mode have hight frequency noise
 R390 DY.R389 0ohm pad
 15.ESD issue
 BAT_IN# series 33 ohm
 RN42 change to 8p4r
 add R457.D27.D28.D29.U55.U56.C578.R457.
 16.noise
 DY C523.TC25 change to 77.C1561.01L
 20.LED brightness
 R2.R1.R4.R5.R451.R450.R449.R448=56

EMI
 1.EC23 ---EC48.EC134.EC135.EC167.EC121.EC122.EC123.
 2.EC89.EC12.EC8.EC119.EC156.EC173.
 3.EC174---EC179.
 4.GND13.GND14.

Merge
 1.R313.R314.R315.R319.R320.R149. change to RN59
 2.RN6.RN46. change to RN6
 3.R341.R343.R344 change to RN46
 4.R385 change to 100K merge R382 to RN56
 5.RN53.RN56. change to RN53
 6.Q20.Q21 change to Q21. Q21.Q23 change to Q21.
 7.R367.R368 change to RN60
 8.Q16.Q17 change to Q16
 9.R262.R264.R268.R277 change to RN61
 10.R205.R204.R206 change to RN62
 11.RN33.R215 change to RN33
 12.R209.R210.R348 change to RN63
 13.R280=10K.merge R269 to RN64
 14.R109.R112.R111.R290 change to RN65
 15.R325.R323 change to RN66
 16.R304.R307 change to RN67
 17.U14 change to 73.01G08.L04 .add C579
 18.R51.R399 vchange to RN69.

0 ohm change to PAD
 R427.R403.R415.R413.R411.R408.R404.R146.R197.R157.R153.R353.R352.R358.R357.R310.R196.R346.R342.R351.
 R191.R203.L14.R212.R350.R179.R217.R6.R7.R242.R294.R278.R279.R292.R293.R232.R233.R410.R393.
 R416.R250.R251.R248.R249.R246.R247.R244.R245.R129.R127.R376.RR2.R383.R28.R16.R19.R20.R21.
 R22.R23.R24.R25.R57.R58.R365.R164.

05/05
 Page16: merge LAUNCHCN1 LEDCN1 to LAUNCHCN1 15pins

Page15: change CRT1 from 20.20717.015 to 20.20378.015

Page26: change RJ1 from 22.10277.011 to 22.10245.E91

Page23: change BLUE1 from 20.D0197.004 to 20.F0984.004

Page24: change CARD1 from 20.I0081.001 to 20.I0067.001

Page21: change FAN1 from 20.F0714.003 to 20.F1000.003

Page27: change MINIC1 from 20.F1049.052 to 62.10043.331

Page30: change TPAD1 from 20.K0286.012 to 20.K0174.012

Page34: change U29 U30 from 84.07686.037 to 84.12003.A37 and change U7 U11 U28 U31 from 84.04634.037 to 84.57N03.A37

Page16: delete LED1 LED2 R1 R2 R4 R5

05/07
 Page17: change RTC1 from 62.70001.011 to 20.F0700.003

Page41: delete EC51

Page10: delete C159

Page25: change U13 from 72.24256.R01 to 72.242C08.J01

05/08
 Page30: change KB1 from 20.K0127.026 to 20.K0204.026

Page26: delete RN36 RN37 RN38 RN39

Page23: change TC28 from 80.15715.34L to 77.C1071.081

Page26: change TC15 from 80.15715.34L to 80.15715.12L

Page23: delete R244 R245 R246 R247 R248 R249 R250 R251

Page24: change CARD1 from 20.0067.001 to 20.I0079.001

05/09
 Page41: delete GND13

05/12
 Page24: add EC127 EC128 EC185 EC186

Page35: change TC27 from 77.C1561.01L to 77.C1561.03L

Page40: change BAT1 from 20.80697.007 to 20.80906.007

緯創資通		Wistron Corporation	
		<small>21F, 8th, Sec.1, Hsin-Tai Wu Rd., Hsinchu, Taipei Hsien 321, Taiwan, R.O.C.</small>	
Change List			
File	Document Number	Rev	
			Cathedral Peak II
Date: Wednesday, July 16, 2008	Sheet 42	of	43

05/13
Page16: change pin1 pin2 of LED6 from 3D3V_S5 to 3D3V_AUX_S5

05/14
Page17: add EC187 EC188

Page16: add EC189 TP189-TP195

Page30: change TPAD1 from 20.K0174.012 to 20.K0228.012

Page41: add EC190-EC195

05/15
Page17: change U15 pin13 pin14 from pull high 3D3V_S0 to VGATE_PWRGD

Page17: change Q11 G from 3D3V_S0 to VGATE_PWRGD

Page40: change D1 from 83.P4SSM.BAM to 83.P6SEB.AAG

SB

05/15
Page30: change KBC_GPIO0C from pull-high 3D3V_AUX_S5 with 10K to pull-low GND with 1K

06/06
Page3: change C176 C177 from 78.27034.1FL (27p) to 78.33034.1FL (33p)

Page22: delete D15

Page29: change R127 R129 from 0ohm pad to 12K 1K5 and change R137 R138 from 16K 30K to 13K 20K

Page34: change TC1 from 77.C1561.01L (15u) to 79.10712.L02 (100u) and C14 C37 C38 C319 dummy

Page35: change TC25 from 77.C1561.01L (15u) to 79.68612.30L (68u) and change C292 to dummy

Page37: add TC30 79.68612.30L (68u) and change C553 C563 to dummy

Page38: change C536 to dummy and change TC24 from 77.C1561.01L (15u) to 79.68612.30L (68u)

Page39: change C61 to dummy

Page41: add TC31 TC32 TC33 TC34 and delete GND9

06/09
Page16: add LED3 R458 R465

06/11
Page30: change R379 from 10K to 1K

06/13
Page3: add EC59 DY

06/13
Page37: change R446 R447 from 0ohm pad to 0ohm resistor

Page26: change XF1 from 68.69241.301 to 68.89240.30A

06/17
Page39: C320 mount

Page40: EC104 mount

Page41: EC95 mount

Page39: change R11 from 10K to 49K9

Page34: change C49 from 47nF to 22nF and change R47 from 2.74K to 1.74K

Page37: add C581 C582

Page41: delete GND6

06/20
Page25: change C30 from 15p to 12p

SC

06/30
Page37: change R446 R447 from 0ohm resistor to 0ohm pad

07/07
Page3: change C462 to DY

Page16: change EC22 to DY

Page21: change C109 to DY

Page40: change D29 to DY

Page10: change C187 C175 C263 to DY

Page12: change C166 to DY

Page19: change C396 C407 to DY

Page25: change C68 C69 to DY

Page40: change EC102 to DY

Page41: change EC89 EC119 EC156 EC173 to DY

Page24: change C529 to DY

Page27: change C283 C493 to DY

Page30: delete R397, S5_ENABLE_KBC connect to RN30 PIN5, RN30 PIN4 connect to GND

 Wistron Corporation <small>21F, 88, Sec.1, Hsin-Tai Wu Rd., Sec.2, Taipei Hsien 221, Taiwan, R.O.C.</small>		print@nirx.com
Change List		
File	Document Number	Rev
Cathedral Peak II		SC
Date: Wednesday, July 16, 2008	Page: 43	of 43

07/07

Page14: add F3, DY F4

Page34: DY C15 C36, add C319 C38

Page39: change C61 to DY

Page35: change C292 C523 to DY

Page37: change C553 C563 to DY

Page34: change TC1 to mount

Page38: change TC24 to GFX

Page35: change TC25 to mount

Page37: change TC30 to mount

Page41: change TC31 TC32 TC33 TC34 to mount

07/09

Page34: change C322 C331 from DY to mount

Page39: change EC108 from DY to mount

Page40: change EC6 from DY to mount

07/10

Page18: DY R136 R305 for ICS, DY R135 R305 for RTL

Page16: change LAUNCHCN1 to 2nd source

Page3: change EC59 from 5p DY to 22p mount

07/10

Page17: change RTC1 from 20.F0700.003 to 62.70001.011

Page32: change C574 from 1u to 2.2u

07/16

Page41: change EC95 to DY

Page34: change C331 C322 to DY

Page40: change EC102 to mount

Page41: change EC89 EC119 EC173 to mount

Page41: change EC133 to mount on GM45

Page29: change R127 from 12K to 6.8K, change R129 from 1.5K to 2K, change R138 from 20K to 30K

緯創資通		Wistron Corporation	
<small>21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.</small>		<small>21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Change List			
Date:	Wednesday, July 16, 2008	Sheet:	43 of 43
Rev:	SC		